Test Scheduling Optimization for Embedded Core Testing
نویسندگان
چکیده
Test scheduling is crucially important for optimal SoC test automation in allocating the limited available test resources. To assign test resource, this paper introduces a fuzzy based engine. Test pipelining is used to minimize the time of testing the SoC. The power consumption during the test process should be under control, without exceeding the maximal power and damaging the whole systems. Concurrent behaviors are due to the adept of process algebra .Based on the procedure, the parallel test actions are mapped into concurrent process to outline the test scheduling scheme for SoC core concurrent test. Power Swarm optimization based optimum renders solution to the multiple constraints like test power dissipation, test resources and test priorities prevail in the algorithm for SoC test scheduling based on process algebra.
منابع مشابه
Test Design and Optimization for Multiple Core Systems- On-a-Chip using Genetic Algorithm
Core based design has become the de-facto design style for many VLSI design houses, as it facilitates design reuse, import of specialized expertise from external vendors and leads to a more streamlined design flow. Pre-designed cores and reusable modules are popularly used in the design of large and complex Systems-on-aChip (SOC). Embedded cores such as processors, custom application-specific i...
متن کاملA Genetic Algorithm Based Approach For Optimization Of Test Time And TAM Length For 3D SoC Considering Pre-Bond Test Under The Constraint On The Number Of TSVs
Core-based system-on-chips (SoCs) fabricated on three-dimensional (3D) technology are emerging for better integration capabilities. Effective test architecture design and optimization techniques are essential to minimize the manufacturing cost for such gigascale integrated circuits. Test-access mechanisms (TAMs) and test wrappers (e.g., the IEEE Standard 1500 wrapper) facilitate the modular tes...
متن کاملRecent Advances in Test Planning for Modular Testing of Core-Based SOCs
Test planning for core-based system-on-a-chip (SOC) designs is necessary to reduce testing time and test cost. In this paper, we survey recent advances in test planning that address the problems of test access and constrained test scheduling for core-based SOCs. We describe several test access architectures proposed by research groups in industry and academia, as well as a wide range of methodo...
متن کاملAn Integrated Framework for Concurrent Test and Wireless Control in Complex SoCs
System-on-chip (SoC) is evolving as a new design style, where an entire system is built by reusing pre-designed, pre-verified IP (intellectual property) cores. Embedded with numerous heterogeneous and complex IP cores, an SoC can be viewed as an interconnected network of various functional modules. This new design style shortens time-to-market while meeting various design requirements, such as ...
متن کاملTest Scheduling Optimization For Globally Asynchronous Locally Synchronous System-On-Chip Using Genetic Algorithm
Test Methodologies for Globally Asynchronous Locally Synchronous (GALS) System On a Chip (SOC) are a subject of growing research interest since they appear to offer benefits in low power applications and promise greater design modularity. Pre-designed cores and reusable modules are popularly used in the design of large and complex Systems. As the size and complexity of System increase, the test...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2010